Digilent
 Terasic Technologies
 Inipro
 Aerotenna
 Mango Communications
 Humandata
 Red Pitaya
 Trenz Electronic
 MYIR Tech
 Opal Kelly
 Xilinx
 Avnet
 Ironwood Electronics
 Bitalino
 Nepes Kocoafab
 Elecrow Technology
 Arduino
 Hitech Global
 Tokyo Electron Device
 Samtec
 Nutaq
 Acute Technology
Verilog HDL Design using Vivado
790,000
Verilog HDL Design using Quartus
790,000
VHDL Design using Vivado
790,000
VHDL Design using Quartus
790,000
Verilog HDL Design
790,000
Embedded System Design on Zynq
690,000
Embedded Linux on Zynq
990,000

3,000,000
  ġ : HOME > Digilent > FPGA & Programmable Logic 

NETFPGA-SUME
Virtex-7 FPGA Development Board
        [ΰ]
(̴ ǸŰ Ե ݾԴϴ.)
 ߰ : 8,690,000 (50% OFF)
  ǰ : IPG000616860
       : Digilent
 IP :
 ó :
  :
  
  
NetFPGA-1G-CML
1,860,000
NETFPGA
1,650,000

Product Description

The NetFPGA-SUME board is suitable for high-performance computing and high density networking design. It is powered by Xilinx Virtex-7 690T and is co-developed by Digilent, Xilinx, the University of Cambridge, and Stanford University. The board has been used in academic and industrial researches including networks security, software defined networking, high-performance network systems.

Researchers from University of Cambridge and Stanford University have published a paper“NetFPGA SUME: Toward 100Gbps as Research Commodity” in IEEEExplore. In the paper, the author pointed out that NetFPGA SUME can be used as a true 300Gb/s fully non-blocking unmanaged Ethernet switch. NetFPGA SUME provides an important technology by serving as a platform for novel datacenter interconnect
architectures.

This board is supported by a large collection of free IP blocks available at www.netfpga.org. The Korean getting started guide is available at http://cafe.naver.com/plduser/15016

Support Materials

Datasheet (PDF) Schematics (PDF)

For all other material:

Resource Center

Features:

  • Xilinx Virtex-7 XC7V690T FFG1761-3
  • Xilinx CPLD XC2C512 for FPGA configuration
  • PCIe Gen3 x8 (8Gbps/lane)
  • Two 512Mbits Micron StrataFlash (PC28F512G18A)
  • Programming: Xilinx Vivado Design Suite
  • Three x36 72Mbits QDR II SRAM (CY7C25652KV18-500BZC)
  • Two 4GB DDR3 SODIMM (MT8KTF51264Hz-1G9E1)
  • Micro USB Connector for JTAG programming and debugging (shared with UART interface)
  • One Micro USB cable for programming/UART
  • QTH Connector (8 RocketIO GTH transceivers)
  • Four SFP+ interface (4 RocketIO GTH transceivers) supporting 10Gbps
  • Two SATA-III ports
  • User LEDs and Push Buttons
  • One HPC FMC Connector (10 RocketIO GTH transceivers)
  • One Pmod connector

What's
Included:

  • NetFPGA-SUME
  • Custom Digilent cardboard box with protective foam
  • 1.2 meter shielded high-speed USB 2.0 micro USB cable


Welcome to the resource center for the NetFPGA-SUME!

Here you will find all the reference materials that Digilent has created for this board, as well as links to any external content we have tracked down. If you are interested in purchasing the NetFPGA-SUME, visit the product page on our main website: NetFPGA-SUME

Documentation

  • SchematicPDF
    • PDF Schematic of the PCB generated by Altium
  • Reference ManualWiki PDF
    • Technical description of the NetFPGA SUME and all of its features. The Wiki page may contain more up-to-date information and than the PDF.
  • Getting Started GuideWiki
    • Great starting point for new NetFPGA SUME owners. This guide is hosted on the NetFPGA Wiki.
  • Sell SheetPDF

Design Resources

  • Master XDCZIP
    • This package contains the master XDC that defines the pin constraints for every device on the NetFPGA SUME except the QDRII+ and DDR3.

Reference Projects

The NetFPGA SUME reference projects are developed and maintained by the NetFPGA Organization and hosted on the NetFPGA SUME Github Wiki.


Pmod

Digilent 70 Pmod ǰ ϰ ֽϴ. FPGA Pmod ĿͿ Pmod ǰ ϸ 忡 ʴ 70 پ ֽϴ. Ʒ ũ پ Pmod ǰ ñ ٶϴ.

http://www.inipro.net/goods_list.php?Index=1429





 ݾ 90,000 ̸̻ ۵˴ϴ.

  ִ ǰ ֹ Ϸ 3 ȿ ۵˴ϴ.

 Ϲ ǰ ֹ Ϸ 5~10 ȿ ۵˴ϴ.
ǰ ǻ Ʒ ó ֽñ ٶϴ.

 ֹ ǰ ȯұ Ʒ ϴ.
  • ܼ ɿ ֹҴ Ұմϴ.
  • ǰÿ ǰ ǰ ¿  ǸŰ 쿡 ǰ մϴ.
  • ǰ ǰ ¿ ־ ǸŰ Ұ ¿ ߰ ߻ ֽϴ.
  • ǰ Ϸκ ǰϱ Ⱓ ȯұݾ Ʒ ϴ.
    • ֹ : ȯұݾ = ǰ - ؿܿ۷
    • 7̳ : ȯұݾ = ǰ - ؿܿ۷ - ޼ ( 5,000 )
    • 7 ~ 30 : ȯұݾ = ǰ - ǰ10% - ؿܿ۷ - ޼ ( 5,000 )
    • 30 ~ 60 : ȯұݾ = ǰ - ǰ30% - ؿܿ۷ - ޼ ( 5,000 )
    • 60 ~ 90 : ȯұݾ = ǰ - ǰ50% - ؿܿ۷ - ޼ ( 5,000 )
    • 90 ~ 120 : ȯұݾ = ǰ - ǰ70% - ؿܿ۷ - ޼ ( 5,000 )
    • 120 ~ 150 : ȯұݾ = ǰ - ǰ90% - ؿܿ۷ - ޼ ( 5,000 )
 TEL : 02-2047-1047 , E-Mail : webmaster@inipro.net



 ̴ο ̴ ī ϰ ֽϴ.

 ̴ ī Ͻô ñ ٶϴ.

ŬϽø ̴Ͻý ý ȿ ȮϽ  ֽϴ. ̴δ ŷȸ ǥؾ ؼմϴ.
ǸžŰȣ : 2013--1146ȣ , ȣ : ȫ̿
ȣ : ̴ ֽȸ , ڵϹȣ : 215-87-84980 , ǥ : 쿵
Tel : 02-2047-1046~7 , Fax : 02-2047-1049 , E-Mail : webmaster@inipro.net
ּ : Ư ı η 52 ̺ B 507ȣ

Copyright Inipro Inc. All Rights Reserved Since 2007