Digilent
 Terasic Technologies
 Inipro
 Aerotenna
 Mango Communications
 Humandata
 Red Pitaya
 Trenz Electronic
 MYIR Tech
 Opal Kelly
 Xilinx
 Avnet
 Ironwood Electronics
 Bitalino
 Nepes Kocoafab
 Elecrow Technology
 Arduino
 Hitech Global
 Tokyo Electron Device
 Samtec
 Nutaq
 Acute Technology
Verilog HDL Design using Vivado
790,000
Verilog HDL Design using Quartus
790,000
VHDL Design using Vivado
790,000
VHDL Design using Quartus
790,000
Verilog HDL Design
790,000
Embedded System Design on Zynq
690,000
Embedded Linux on Zynq
990,000

3,000,000
  ġ : HOME > Xilinx 

EK-U1-ZCU102-G
Xilinx Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit
        [ΰ]
(̴ ǸŰ Ե ݾԴϴ.)
  ǰ : IPG000617401
       : Xilinx
 IP :
  :
  

Product Description

The ZCU102 Evaluation Kit enables designers to jumpstart designs for Automotive, Industrial, Video and Communications applications. This kit features a Zynq UltraScale+ MPSoC device with a quad-core ARM Cortex-A53, dual-core Cortex-R5 real-time processors, and a Mali-400 MP2 graphics processing unit based on Xilinx's 16nm FinFET+ programmable logic fabric. The ZCU102 supports all major peripherals and interfaces enabling development for a wide range of applications.

Device Support: Zynq UltraScale+ MPSoC

Key Features & Benefits

  • Optimized for quick application prototyping with Zynq Ultrascale+ MPSoC
  • DDR4 SODIMM – 4GB 64-bit w/ ECC attached to Processor Subsystem (PS)
  • DDR4 Component – 512MB 16-bit attached to Programmable Logic (PL)
  • PCIe Root Port Gen2x4, USB3, Display Port & SATA
  • 4x SFP+ cages for Ethernet
  • 2x FPGA Mezzanine Card (FMC) interfaces for I/O expansion including 16 x 16.3 Gb/s GTH transceivers and 64 user defined differential I/O signals

Featured Accessories

What's Included

  • ZCU102 Evaluation board featuring the Zynq UltraScale XCZU9EG-2FFVB1156 FPGA
  • Access to a full seat of Vivado Design Suite: Design Edition
    • Node-locked and device-locked to the XCZU9EG
  • Design examples and targeted reference designs for easy onboarding
  • Accessories including USB cables, power, etc.

Featured Documents


ek-u1-zcu102-es2g-board

Featured Xilinx Devices

XCZU9EG-2FFVB1156I MPSoC
  • Processors: ARM quad-core Cortex-A53, dual-core Cortex R5, Mali-400 MP2 GPU
  • IO: 406
  • LC: 480K
  • BRAM: 32.1 Mb


Board Features
Configuration
  • Onboard JTAG configuration circuitry to enable configuration over USB
  • Dual Quad-SPI flash memory
  • Boot from SD card
Communication & Networking
  • RGMII communications at 10, 100, or 1000 Mb/s. Serial GMII interface-supports a 1 Gb/s SGMII interface
  • 4x SFP+ cage
  • SMA GTH support (4x SMA Tx/Rx connectors)
  • UART To USB bridge
  • RJ45 Ethernet connector
  • SATA (1 x GTR) (note1)
  • PCIe Gen2x4 Root Port (note1)
Expansion Connectors
  • 2x FMC-HPC connectors (16 GTH Transceivers, 64 differential user defined signals)
  • 2x PMOD headers
  • IIC
Control & I/O
  • 6x Directional Push Buttons (5x PL, 1x PS)
  • DIP switches (8x PL)
  • PMBUS & System Controller MSP430 for power, clocks, and I2C bus switching
  • USB2/3 (MIO ULPI and 1 GTR) (note1)
Memory
  • PS 4GB DDR4 64-bit SODIMM w/ ECC
  • PL 512MB DDR4 component memory ([256 Mb x 16] devices) at 1200MHz / 2400Mbps DDR
  • 8KB IIC EEPROM
  • Dual 64MB Quad SPI flash
  • SD card slot
Display
  • HDMI video input and output (3 GTH)
  • External Retimer device driving an HDMI output connector
  • 9x GPIO user LEDs (8x PL, 1x PS)
  • VESA DisplayPort 1.2 source-only controller supports up to two lanes of main link data at rates of 1.62 Gb/s, 2.70 Gb/s, or 5.40 Gb/s.
Clocking
  • Programmable clocks
  • System clocks, user clocks, jitter attenuated clocks
  • 2x SMA MGT input clocks
Power
  • 12V wall adapter or ATX

Note 1: Switch enables either PCIe Root Port OR SATA, USB2/3 & DisplayPort





 ݾ 90,000 ̸̻ ۵˴ϴ.

  ִ ǰ ֹ Ϸ 3 ȿ ۵˴ϴ.

 Ϲ ǰ ֹ Ϸ 5~10 ȿ ۵˴ϴ.
ǰ ǻ Ʒ ó ֽñ ٶϴ.

 ֹ ǰ ȯұ Ʒ ϴ.
  • ܼ ɿ ֹҴ Ұմϴ.
  • ǰÿ ǰ ǰ ¿  ǸŰ 쿡 ǰ մϴ.
  • ǰ ǰ ¿ ־ ǸŰ Ұ ¿ ߰ ߻ ֽϴ.
  • ǰ Ϸκ ǰϱ Ⱓ ȯұݾ Ʒ ϴ.
    • ֹ : ȯұݾ = ǰ - ؿܿ۷
    • 7̳ : ȯұݾ = ǰ - ؿܿ۷ - ޼ ( 5,000 )
    • 7 ~ 30 : ȯұݾ = ǰ - ǰ10% - ؿܿ۷ - ޼ ( 5,000 )
    • 30 ~ 60 : ȯұݾ = ǰ - ǰ30% - ؿܿ۷ - ޼ ( 5,000 )
    • 60 ~ 90 : ȯұݾ = ǰ - ǰ50% - ؿܿ۷ - ޼ ( 5,000 )
    • 90 ~ 120 : ȯұݾ = ǰ - ǰ70% - ؿܿ۷ - ޼ ( 5,000 )
    • 120 ~ 150 : ȯұݾ = ǰ - ǰ90% - ؿܿ۷ - ޼ ( 5,000 )
 TEL : 02-2047-1047 , E-Mail : webmaster@inipro.net



 ̴ο ̴ ī ϰ ֽϴ.

 ̴ ī Ͻô ñ ٶϴ.

ŬϽø ̴Ͻý ý ȿ ȮϽ  ֽϴ. ̴δ ŷȸ ǥؾ ؼմϴ.
ǸžŰȣ : 2013--1146ȣ , ȣ : ȫ̿
ȣ : ̴ ֽȸ , ڵϹȣ : 215-87-84980 , ǥ : 쿵
Tel : 02-2047-1046~7 , Fax : 02-2047-1049 , E-Mail : webmaster@inipro.net
ּ : Ư ı η 52 ̺ B 507ȣ

Copyright Inipro Inc. All Rights Reserved Since 2007