Digilent
 Terasic Technologies
 Inipro
 Aerotenna
 Mango Communications
 Humandata
 Red Pitaya
 Trenz Electronic
 MYIR Tech
 Opal Kelly
 Xilinx
 Avnet
 Ironwood Electronics
 Bitalino
 Nepes Kocoafab
 Elecrow Technology
 Arduino
 Hitech Global
 Tokyo Electron Device
 Samtec
 Nutaq
 Acute Technology
Verilog HDL Design using Vivado
790,000
Verilog HDL Design using Quartus
790,000
VHDL Design using Vivado
790,000
VHDL Design using Quartus
790,000
Verilog HDL Design
790,000
Embedded System Design on Zynq
690,000
Embedded Linux on Zynq
990,000

3,000,000
  ġ : HOME > Terasic Technologies > FPGA Main Boards 

DE10-Standard
The DE10-Standard Development Kit
        [ΰ]
(̴ ǸŰ Ե ݾԴϴ.)
  ǰ : IPG000617411
       : Terasic Technologies
 IP :
 ó :
  :
  


Overview

The DE10-Standard Development Kit presents a robust hardware design platform built around the Intel System-on-Chip (SoC) FPGA, which combines the latest dual-core Cortex-A9 embedded cores with industry-leading programmable logic for ultimate design flexibility. Users can now leverage the power of tremendous re-configurability paired with a high-performance, low-power processor system. Alteras SoC integrates an ARM-based hard processor system (HPS) consisting of processor, peripherals and memory interfaces tied seamlessly with the FPGA fabric using a high-bandwidth interconnect backbone. The DE10-Standard development board includes hardware such as high-speed DDR3 memory, video and audio capabilities, Ethernet networking, and much more.
 

Board Comparisons

 

 

Specification

The DE10-Standard board has many features that allow users to implement a wide range of designed circuits, from simple circuits to various multimedia projects.

The following hardware is provided on the board:

FPGA Device

  • Cyclone V SX SoC—5CSXFC6D6F31C6N
  • 110K LEs, 41509 ALMs
  • 5140 M10K Memory Blocks
  • 6 FPGA PLLs and 3 HPS PLLs
  • 1 Hard Memory Controllers

ARM-Based Hard Processor System (HPS)

  • 925 MHz, Dual-Core ARM Cortex-A9 MPCore Processor
  • 512 KB of Shared L2 Cache
  • 64 KB of Scratch RAM
  • Multiport SDRAM Controller with Support for DDR2, DDR3, LPDDR1, and LPDDR2
  • 8-Channel Direct Memory Access (DMA) Controller

Configuration and Debug

  • Serial Configuration Device – EPCS128 on FPGA
  • On-Board USB Blaster II (Normal Type B USB Connector)

Memory Device

  • 64MB (32Mx16) SDRAM on FPGA
  • 1GB (2x256Mx16) DDR3 SDRAM on HPS
  • MicroSD Card Socket on HPS

Communication

  • Two USB 2.0 Host Ports (ULPI Interface with USB Type A Connector) on HPS
  • USB to UART (Micro USB Type B Connector) on HPS
  • 10/100/1000 Ethernet on HPS
  • PS/2 Mouse/Keyboard 
  • IR Emitter/Receiver 

Connectors

  • One 40-pin Expansion Header (Voltage Levels: 3.3V)
  • One HSMC Connector(Configurable I/O Standards 1.5/1.8/2.5/3.3V)
  • One 10-Pin ADC Input Header
  • One LTC Connector (One Serial Peripheral Interface (SPI) Master ,One I2C and One GPIO Interface ) on HPS

Display

  • 24-bit VGA DAC
  • 128x64 Dots LCD Module with Backlight on HPS

Audio

  • 24-bit CODEC, Line-in, Line-out, and Microphone-In Jacks

Video Input

  • TV Decoder (NTSC/PAL/SECAM) and TV-In Connector

ADC

  • Sample Rate: 500 KSPS
  • Channel Number: 8
  • Resolution: 12 bits
  • Analog Input Range : 0 ~ 4.096 V

Switches, Buttons and Indicators

  • 4 User Keys (FPGA x4)
  • 10 User Switches (FPGA x10)
  • 11 User LEDs (FPGA x10 ; HPS x 1)
  • 2 HPS Reset Buttons (HPS_RST_n and HPS_WARM_RST_n)
  • 7-Segment Display x6

Sensors

  • G-Sensor on HPS

Power

  • 12V DC Input

Block Diagram of the DE10-Standard Board

Connectivity

  • Connect LT24 
     

  • Connect MTL2 
     

  • Connect D8M 
     

  • Connect D5M 
     

  • Connect SMK 
     

  • Connect RFS 
     

  • Connect HTG 
     

  • Connect ADA 
     

  • Connect DCC 
     

  • Connect LTC2607 (AD/DA Daugher Card) 

     


Layout

 

  • Size166*130 mm

              

Resource

Documents

TitleVersionSize(KB)Date AddedDownload
DE10-Standard User Manual1.0110752017-03-09

CD-ROM

TitleVersionSize(KB)Date AddedDownload
DE10-Standard CD-ROM1.1.1 2017-03-09
DE10-Standard SystemBuilder1.0.0 2017-01-26
Quartus Download16.1 2017-01-26

Daughtger Card Demonstrations

TitleVersionSize(KB)Date AddedDownload
ADA 2017-04-18
D5M 2017-04-18
D8M 2017-04-18
DCC 2017-04-18
LT24 2017-04-18
MTL2 2017-04-18
RFS 2017-04-18
SMK 2017-04-18

Linux BSP (Board Support Package): MicroSD Card Image

TitleVersionSize(KB)Date AddedDownload
Linux LXDE Desktop (Kernel 4.5)1.1  2017-02-22
Linux Console (Kernel 4.5)1.0  2017-01-26

BSP(Board Support Package) for Intel FPGA SDK OpenCL 16.1

TitleVersionSize(KB)Date AddedDownload
DE10-Standard OpenCL User Manual1.0 2017-03-03
DE10-Standard OpenCL BSP(.zip)1.0  2017-03-03
DE10-Standard OpenCL BSP(.tar.gz)1.0  2017-03-03


Demo

 

DE10-Standrd Review

 Reviewed by Mr. Anton Ruban, Experienced FPGA Developer and Youtuber

Kit Contents

1. DE10-Standard Board
2. DE10-Standard Quick Start Guide
3. Type A to B USB Cable
4. Type A to Mini-B USB Cable
5. Power DC Adapter (12V)






 ݾ 90,000 ̸̻ ۵˴ϴ.

  ִ ǰ ֹ Ϸ 3 ȿ ۵˴ϴ.

 Ϲ ǰ ֹ Ϸ 5~10 ȿ ۵˴ϴ.
ǰ ǻ Ʒ ó ֽñ ٶϴ.

 ֹ ǰ ȯұ Ʒ ϴ.
  • ܼ ɿ ֹҴ Ұմϴ.
  • ǰÿ ǰ ǰ ¿  ǸŰ 쿡 ǰ մϴ.
  • ǰ ǰ ¿ ־ ǸŰ Ұ ¿ ߰ ߻ ֽϴ.
  • ǰ Ϸκ ǰϱ Ⱓ ȯұݾ Ʒ ϴ.
    • ֹ : ȯұݾ = ǰ - ؿܿ۷
    • 7̳ : ȯұݾ = ǰ - ؿܿ۷ - ޼ ( 5,000 )
    • 7 ~ 30 : ȯұݾ = ǰ - ǰ10% - ؿܿ۷ - ޼ ( 5,000 )
    • 30 ~ 60 : ȯұݾ = ǰ - ǰ30% - ؿܿ۷ - ޼ ( 5,000 )
    • 60 ~ 90 : ȯұݾ = ǰ - ǰ50% - ؿܿ۷ - ޼ ( 5,000 )
    • 90 ~ 120 : ȯұݾ = ǰ - ǰ70% - ؿܿ۷ - ޼ ( 5,000 )
    • 120 ~ 150 : ȯұݾ = ǰ - ǰ90% - ؿܿ۷ - ޼ ( 5,000 )
 TEL : 02-2047-1047 , E-Mail : webmaster@inipro.net



 ̴ο ̴ ī ϰ ֽϴ.

 ̴ ī Ͻô ñ ٶϴ.

ŬϽø ̴Ͻý ý ȿ ȮϽ  ֽϴ. ̴δ ŷȸ ǥؾ ؼմϴ.
ǸžŰȣ : 2013--1146ȣ , ȣ : ȫ̿
ȣ : ̴ ֽȸ , ڵϹȣ : 215-87-84980 , ǥ : 쿵
Tel : 02-2047-1046~7 , Fax : 02-2047-1049 , E-Mail : webmaster@inipro.net
ּ : Ư ı η 52 ̺ B 507ȣ

Copyright Inipro Inc. All Rights Reserved Since 2007