DE0-NANO

현재 위치

홈

Terasic Technologies

Inipro Digilent Terasic Technologies Trenz Electronic Opal Kelly Xilinx MYIR Tech Red Pitaya Humandata ALINX Perytech Bitalino

FPGA Main Boards

FPGA Main Boards USB Blaster Cable Daughter Cards Components Robotic Kits

Cyclone IV

Agilex Stratix 10 Stratix V Stratix IV Arria 10 Arria V Cyclone 10 Cyclone V Cyclone IV Cyclone III Cyclone II MAX 10

확대보기

DE0-NANO

짧은설명
DE0-Nano Development and Education Board / P0082
판매가
116,600원 <관세ㆍ부가세포함>
구매제한
최소 1개
구매혜택

할인 :

적립 마일리지 :

배송비

0원 조건별배송

금액별배송비

0원 이상 ~ 66,000원 미만	2,500원
66,000원 이상	0원

배송비 계산 기준 : 판매가 + 옵션가 + 추가상품가 + 텍스트옵션가 - 상품할인가 - 상품쿠폰할인가

택배 / 주문시결제(선결제)

방문 수령지 : 서울시 송파구 법원로 128 (문정동,문정 SK V1 GL 메트로시티) C동 1319호

상품코드
1000121252
제조사
Terasic Technologies

DE0-NANO

0원

총 상품금액
총 할인금액
총 합계금액

장바구니 찜하기 바로 구매

상품상세정보 배송안내 교환 및 반품안내 상품후기 (0) 상품문의 (0)

상품상세정보

▶ Overview

The DE0-Nano board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.
The DE0-Nano has a collection of interfaces including two external GPIO headers to extend designs beyond the DE0-Nano board, on-board memory devices including SDRAM and EEPROM for larger data storage and frame buffering, as well as general user peripheral with LEDs and push-buttons.
The advantages of the DE0-Nano board include its size and weight, as well as its ability to be reconfigured without carrying superfluous hardware, setting itself apart from other general purpose development boards. In addition, for mobile designs where portable power is crucial, the DE0-Nano provides designers with three power scheme options including a USB mini-AB port, 2-pin external power header and two DC 5V pins.

Component Solution for Altera FPGAs

Memory Solution for Altera FPGAs

▶ Specifications

DE0-Nano Development and Education Board

Cyclone® IV EP4CE22F17C6N FPGA

22,320 Logic elements (LEs)
594 Embedded memory (Kbits)
66 Embedded 18 x 18 multipliers
4 General-purpose PLLs
153 Maximum FPGA I/O pins

Configuration Status and Set-Up Elements

On-board USB-Blaster circuit for programming
FPGA Serial Configuration Device (EPCS)

Expansion Header

Two 40-pin Headers (GPIOs) provides 72 3.3V I/O pins
Two 5V power pins, two 3.3V power pins and four ground pins
One 26-pin header provides 16 3.3V digital I/O pins and 8 analog input pins to connect to analog sensors, etc

Memory Devices

32MB SDRAM
2Kb I2C EEPROM

General User Input/Output

8 green LEDs
2 debounced push-buttons
4 dip switches

G-Sensor

ADI ADXL345, 3-axis accelerometer with high resolution (13-bit)

A/D Converter

NS ADC128S022, 8-Channel, 12-bit A/D Converter
50 ksps to 200 ksps

Clock System

On-board 50MHz clock oscillator

Power Supply

USB Type mini-AB port (5V)
Two DC 5V pins of the GPIO headers (5V)
2-pin external power header (3.6-5.7V)

Connectivity

Connect D5M

Connect with 5-megapixel CMOS Sensor (D5M)

Connect LTM

Connect with LCD Touch Screen Module (LTM)

▶ Layout

Size：49*75.2mm

▶ Resources

Download

Documents

Title	Version	Size(KB)	Date Added	Download
DE0-Nano User Manual	2.0	16277	2016-11-17

CD-ROM

Title	Version	Size(KB)	Date Added	Download
DE0-Nano CD-ROM	1.2.3		2017-11-03

Title	Version	Size(KB)	Date Added	Download
DE0-Nano System Builder	1.0.3		2017-04-28

Title	Version	Size(KB)	Date Added	Download
DE0-Nano Control Panel	1.3.0		2015-04-21

Please note that all the source codes are provided "as-is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service. More resources about IP and Dev. Kit are available on Altera User Forums.

Altera Software

Demonstrations

Breathing LEDs ( watch video demo )
ADC Reading ( watch video demo )
SOPC Demo ( watch video demo )
G-Sensor( watch video demo )

DE0-Nano Control Panel

Allows users to access various components on the DE0-Nano board from a host computer.

DE0-Nano System Builder

This tool will allow users to create a Quartus II project on their custom design for the DE0-Nano board with the top-level design file, pin assignments, and I/O standard settings automatically generated.