이벤트 배너

전체 카테고리

추천 메뉴

공지사항


TR5

공유
SNS 공유하기
  • 페이스북 공유
    페이스북
  • 트위터 공유
    트위터
  • 핀터레스트 공유
    핀터레스트
  • 카카오톡 공유
    카카오톡링크
  • 카카오스토리 공유
    카카오스토리
  • 짧은설명
    Terasic TR5 FPGA Development Kit / P0400
  • 판매가
    10,967,000 <관세ㆍ부가세포함>
  • 구매제한
    최소 1개
  • 구매혜택

    할인 :

    적립 마일리지 :

  • 배송비
    0원 조건별배송
    금액별배송비
    0원 이상 ~ 66,000원 미만 2,500원
    66,000원 이상 0원

    배송비 계산 기준 : 판매가 + 옵션가 + 추가상품가 + 텍스트옵션가 - 상품할인가 - 상품쿠폰할인가

    택배  /  주문시결제(선결제)
    방문 수령지 : 서울시 송파구 법원로 128 (문정동,문정 SK V1 GL 메트로시티) C동 1319호
  • 상품코드
    1000617385
  • 제조사
    Terasic Technologies
TR5
0
  • 총 상품금액
  • 총 할인금액
  • 총 합계금액

상품상세정보


Overview

TR5 FPGA development kit using the Altera Stratix V GX FPGA provides high-speed operation and transmission with large capacity up to 952K LE.

The board provides four FMC connectors and a 2x20 GPIO connector. It offers a total of more than 500 I/Os for users to expand the usage with the peripherals connected. There are built-inhigh-speed DDR3 memory and SSRAM to increase the bandwidth for accessing large amounts of data for high-speed computation. In addition, the board also has PCIe and SATA interfaces for high-speed data transmission.

Four FMC connectors 2x20 GPIO connector DDR3 memory

SSRAM PCIe SATA

The main applications of TR5 are ASIC prototyping validation and the establishment of prototype systems. The FMC connectors onboard are standard interfaces. Users can purchase or develop various FMC daughter cards to expand their system. For developers who need to use multiple FPGAs, they can leverage Terasic’s FMC or PCIe cable to establish an inter-stackable multi-boards communication system. Users can also purchase Terasic PCIe daughter card to communicate with host PC.

The TR5 development kit includes a variety of reference design examples for peripherals such as DDR3 SDRAM, SD card, USB-to-UART, SATA, PCIe, and an FMC connector. The kit is user friendly and enables users to quickly get started or verify the functions. The kit also provides a tool named "System Builder" software. It can automatically generate a complete Quartus project including pin assignment and clock configuration IP upon users' selections of peripherals, FMC daughter cards, and a designated clock frequency. It helps users avoid time-consuming and error-prone manual pin-assignment work.


Specification


FPGA Device

5SGXEA7N2F45C2N

  • 622K Logic Elements (LEs)
  • 57.16 Mbits Memory
  • 256 Variable-precision DSP Blocks
  • 512 18x18-bit Multipliers Blocks
  • 28 Fractional PLLs and 4DLLs
  • *FPGAs with higher LEs are also available. Please contact Terasic sales team.

FPGA Configuration

  • MAX II CPLD EPM2210 System Controller for Fast Passive Parallel (FPP x16) Configuration
  • On-board USB-Blaster II for use with Quartus II Programmer


Memory

  • 128MB Flash with a 16-bit Data Bus
  • 2MB SSRAM (1M x 16)


DDR3 SO-DIMM Socket

  • Up to 8GB Capacity
  • Maximum Clock Rate at 933 MHz


On-board Clocks

  • 50 MHz Fixed Oscillator
  • CDCM6208 Programmable PLL
  • LMK04906B Programmable PLL


SMA Connectors

  • SMA Connector Pair for Differential Clock Input and Output


Buttons, Switches and LEDs

  • 4 User-controllable LEDs
  • 4 Buttons for User-defined Inputs
  • 4 Slide Switches for User-defined Inputs


Mini PCI Express Gen 2x4 Connector

  • Support PCI Express Gen2 x4 (5.0Gbps/lanes)
  • High-speed Transceiver Channels up to 5 Gbps
  • Support Downstream Mode

Two Serial ATA Ports

  • SATA 3.0 Standard at 6Gbps Signaling Rate

Four FPGA Mezzanine Card (FMC) Connectors

  • 2 HPC (high-pin count) FMC connectors up to 172 x2 Single-end I/O, 2 LPC (low-pin count) FMC connectors up to 76 x2 Single-end I/O
  • 10 Transceiver Channels for each HPC FMC connector and 1Transceiver Channel for LPC each HPC FMC connector
  • FMC VITA 57.1 Compliant
  • Adjustable VADJ : 1.2V/1.5V/1.8V/2.5V/3.0V.
  • Don’t support bidirectional LVDS due to Stratix V device only support single directional LVDS

One 40-pin Expansion Header

  • 36 FPGA I/O pins; 4 power and ground lines
  • I/O standards: 3.3V


Power

  • DC 12V Input

Block Diagram

Expansion with FMC Connector

Connect to the FMC daughter cards: XTS-FMC and HDMI-FMC

 

Connect to the D8M-FMC FMC daughter card

 

Connect to TI JESD board through Terasic JESD-FMC adapter card

 

Board to board connection through FMC cable

Expansion with PCI Express Cabling Connector

Connect to PC with PCIe Cabling and Terasic PCA adapter card

Board to board connection through PCIe Cable


Expansion with SATA Connector

Board to board connection through SATA cable

Expansion with GPIO Connector

Connect to the D5M daughter card


Connect to the MTL2 daughter card

Connect to the LT24 daughter card



Layout


TR5 Layout

 

TR5 Layout

Size:160.8 x 188.5 mm

 

Resource

Documents

TitleVersionSize(KB)Date AddedDownload
TR5 User Manual1.0.790632020-04-20

BSP(Board Support Package) for Altera SDK OpenCL 16.1

TitleVersionSize(KB)Date AddedDownload
TR5 OpenCL BSP for Windows1.1 2017-05-25
OpenCL User Manual1.122112017-04-18
TR5 OpenCL BSP for Linux1.1 2017-04-18

CD-ROM

TitleVersionSize(KB)Date AddedDownload
TR5 CD-ROM for A7 device1.2.3 2020-04-20
TR5 CD-ROM for AB device1.1.1 2017-12-05

Please note that all the source codes are provided "as-is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Intel User Forums.

 

TR5 Tools

TR5 System Builder – This is a powerful tool that comes with the TR5 board. This tool allows users to create a Quartus II project for their custom design on TR5 board. The top-level design file, pin assignments, and I/O standard settings for TR5 board can be generated automatically by the TR5 System Builder. Users can also select various daughter cards in conjunction with TR5 via FMC connectors using the TR5 System Builder.


 

TR5 Reference Designs

  • Breathing LEDs
  • Configuration for External Clock Generator
  • Flash, SSRAM and SD Card Test Code based on Nios II
  • Fan Control and Temperature Monitor
  • Communication with Host PC through UART-to-USB
  • Parallel Flash Loader
  • DDR3 Nios II Read/Write Loopback Test
  • DDR3 HDL Read/Write Test
  • Loopback Test for FPGA Mezzanine Card (FMC) Connector
  • PCI Express Fundamental Communication
  • PCI Express Image Processing Application

 

Kit Contents

Quartus design software license is not included in this kit.

The TR5 package includes:

  1. TR5 FPGA Development Kit
  2. Type A to Mini-B USB Cable
  3. Fan (Installed)
  4. 2GB DDR3-1600 SO-DIMM Module (Installed)
  5. 12V DC Power Supply
  6. AC Power Cord
  7. FMC Loopback Card
  8. Screws, Copper Stands, and Silicon Footstands

배송안내

 제조사별로 배송비 및 배송기간 등이 상이하니 하단 고객센터로 문의 주시기 바랍니다.

교환 및 반품안내

 제조사별로 교환 정책이 상이하니 하단 고객센터 연락처로 문의 주시기 바랍니다.

환불안내

 제조사별로 환불 정책이 상이하니 하단 고객센터로 문의 주시기 바랍니다. 

AS안내

 제조사별로 A/S정책이 상이하니 하단 고객센터로 문의 주시기 바랍니다. 

이미지 확대보기

TR5

TR5
TR5

비밀번호 인증

글 작성시 설정한 비밀번호를 입력해 주세요.

확인

장바구니 담기

상품이 장바구니에 담겼습니다.
바로 확인하시겠습니까?

이벤트 배너
최근본상품
0/0
상단으로 이동