DE0-NANO Academic

HOME >

DE0-NANO Academic

짧은설명: DE0-Nano Development and Education Board for Academic User / P0082

판매가: 170,500원 <관세ㆍ부가세 포함>

구매제한: 옵션당 최소 1개

구매혜택: 할인 : 적립 마일리지 :

배송비

0원 / 주문시결제(선결제) 조건별배송

택배

방문 수령지 : 경기도 성남시 중원구 사기막골로 99 성남센트럴비즈타워2차 B동 913호

상품코드: 1000617486

제조사: Terasic Technologies

DE0-NANO Academic

0원

총 상품금액

총 할인금액

총 합계금액

상품상세정보
배송안내
교환 및 반품안내
상품후기 (0)
상품문의 (0)

상품상세정보

▶ Academic Product

아카데믹 제품은 학교 지원 프로그램으로 일반 제품과 동일한 제품을 학교에 할인된 가격으로 판매하는 제품입니다.
할인된 가격으로 판매되는 아카데믹 제품은 일반 제품 구매와 달리 아래와 같은 아카데믹 정보를 제공해 주셔야합니다.
제품 주문결제 후 아래와 같은 아카데믹 정보(영문)를 sales@inipro.net으로 보내주시기 바랍니다.
학생 개인인 경우 학생정보와 함께 재학증명서 사본을 보내주시기 바랍니다.
아카데믹 정보 (※ 영문으로 정확하게 작성 부탁드립니다.)

학교 :
학과 :
담당교수 이름 :
담당교수 연구실 전화번호 :
담당교수 학교계정의 이메일 :
담당학생 이름 :
담당학생 연구실 전화번호 :
담당학생 학교계정의 이메일 :

● Overview

The DE0-Nano board introduces a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs.

The DE0-Nano has a collection of interfaces including two external GPIO headers to extend designs beyond the DE0-Nano board, on-board memory devices including SDRAM and EEPROM for larger data storage and frame buffering, as well as general user peripheral with LEDs and push-buttons.

The advantages of the DE0-Nano board include its size and weight, as well as its ability to be reconfigured without carrying superfluous hardware, setting itself apart from other general purpose development boards. In addition, for mobile designs where portable power is crucial, the DE0-Nano provides designers with three power scheme options including a USB mini-AB port, 2-pin external power header and two DC 5V pins.

＊ Memory Solution for Altera FPGAs

＊ Power Solution for Altera FPGAs

● Specification

DE0-Nano Development and Education Board

Cyclone? IV EP4CE22F17C6N FPGA

22,320 Logic elements (LEs)

594 Embedded memory (Kbits)

66 Embedded 18 x 18 multipliers

4 General-purpose PLLs

153 Maximum FPGA I/O pins

Configuration Status and Set-Up Elements

On-board USB-Blaster circuit for programming

Altera serial configuration device – EPCS16

Expansion Header

Two 40-pin Headers (GPIOs) provides 72 I/O pins

Two 5V power pins, two 3.3V power pins and four ground pins

One 26-pin header provides 16 digital I/O pins and 8 analog input pins to connect to analog sensors, etc

Memory Devices

32MB SDRAM

2Kb I2C EEPROM

General User Input/Output

8 green LEDs

2 debounced push-buttons

4 dip switches

G-Sensor

ADI ADXL345, 3-axis accelerometer with high resolution (13-bit)

A/D Converter

NS ADC128S022, 8-Channel, 12-bit A/D Converter

50 ksps to 200 ksps

Clock System

On-board 50MHz clock oscillator

Power Supply

USB Type mini-AB port (5V)

Two DC 5V pins of the GPIO headers (5V)

2-pin external power header (3.6-5.7V)

Connectivity

　　 Connect D5M

Connect with 5-megapixel CMOS Sensor (D5M)

　 Connect LTM

Connect with LCD Touch Screen Module (LTM)

● Layout

DE0-Nano Development and Education Board

Size：49*75.2mm

● Resources

Download

Documents

Title	Version	Size(KB)	Date Added	Download
DE0_Nano_User_manual	-	9200	2011-01-25

CD-ROM

Title	Version	Size(KB)	Date Added	Download
DE0_Nano	-		2011-01-25

Demonstrations

DE0-Nano Control Panel

Allows users to access various components on the DE0-Nano board from a host computer.

DE0-Nano System Builder

This tool will allow users to create a Quartus II project on their custom design for the DE0-Nano board with the top-level design file, pin assignments, and I/O standard settings automatically generated.